Our submission, “Dynamic Optimization of On-Chip Memories for HLS Targeting Many-Accelerator Platforms”, a collaboration with IBM Zurich Research Laboratory is accepted to IEEE Computer Architecture Letters, vol. 21, no. 2, pp. 41-44, 1 July-Dec. 2022