Our submission, VADER: Voltage-Driven Netlist Pruning for Cross-Layer Approximate Arithmetic Circuits, is accepted at the IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
Our submission, VADER: Voltage-Driven Netlist Pruning for Cross-Layer Approximate Arithmetic Circuits, is accepted at the IEEE Transactions on Very Large Scale Integration (VLSI) Systems.